5. Algorithm for Hardware Trojan Avoidance in Network-on-Chip

[Full PDF Text]

Authors:

Naveed Khan Baloch, Ayaz Hussain, Ayesha Haq, and M.Iram Baig.

Abstract 

Network on Chip (NoC) is the promising solution to the existing scalability issues in System on Chip (SoC). However, it is exposed to security threats like extraction of secret information from IP cores, availability of network or information on time which is called Hardware Trojan. In this paper, we propose an efficient hardware trojan detection and avoidance technique. Trojans can be inserted at various locations in the network i.e. links and internal modules of the router. These trojans affect the performance of the chip. We have selected trojans that are inserted in the internal modules and results in increased latency and permanent deadlock situations. The proposed Trojan detection and avoidance algorithm named as Bypassing Trojan Affected Router (BTER) is capable of avoiding a trojan effected router in a 2D mesh NoC architecture by modifying the routing algorithm. We use four traffic patterns uniform, shuffle, transpose and tornado for performance evaluation. Results show that proposed technique not only provide better reliability but also decreases latency at least 2 times in case of the uniform traffic pattern, 1.5 times in case of shuffle pattern and transpose pattern 1.2 times in case tornado as compared to the state of the art techniques.

Index Terms:

Network on Chip, Hardware Trojan, Trojan Detection, Trojan Avoidance.

Cite this: Naveed Khan Baloch, Ayaz Hussain, Ayesha Haq, and M.Iram Baig, “ Algorithm for Hardware Trojan Avoidance in Network-on-Chip ”, BUJICT Journal, Volume 10,  Issue, II December 2017, pp. 1-8.

References:

[1] N. A. P. N. S. Ravanaraja, “Survey exploration of network-on-chip architecture.”
[2] S. S. Bhople and M. Gaikwad, “A comparative study of different topologies for network-on-chip architecture,” International Journal of Computer Applications, pp. 1–3, 2013.
[3] N. Choudhary, “Network-on-chip: a new soc communication infrastructure paradigm,” International Journal of Soft Computing and Engineering, vol. 1, no. 6, pp. 332–335, 2012.
[4] R. S. Chakraborty, S. Narasimhan, and S. Bhunia, “Hardware Trojan: Threats and emerging solutions,” in High-Level Design Validation and Test Workshop, 2009. HLDVT 2009. IEEE International. IEEE, 2009, pp. 166–171.
[5] J. Rajendran, E. Gavas, J. Jimenez, V. Padman, and R. Karri, “Towards a comprehensive and systematic classification of hardware trojans,” in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on. IEEE, 2010, pp. 1871–1874.
[6] R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipoor, “Trustworthy hardware: Identifying and classifying hardware trojans,” Computer, vol. 43, no. 10, pp. 39–46, 2010.
[7] S. Bhunia, M. S. Hsiao, M. Banga, and S. Narasimhan, “Hardware trojan attacks: threat analysis and countermeasures,” Proceedings of the IEEE, vol. 102, no. 8, pp. 1229–1247, 2014.
[8] M. Tehranipoor and F. Koushanfar, “A survey of hardware trojan taxonomy and detection,” IEEE design & test of computers, vol. 27, no. 1, 2010.
[9] A. Agarwal, C. Iskander, and R. Shankar, “Survey of network on chip (noc) architectures & contributions,” Journal of engineering, Computing and Architecture, vol. 3, no. 1, pp. 21–27, 2009.
Page 8 ISSN – 1999-4974
[10] R. Torrance and D. James, “Reverse engineering in the semiconductor industry,” in Custom Integrated Circuits Conference, 2007. CICC’07. IEEE. IEEE, 2007, pp. 429–436.
[11] H. Salmani, M. Tehranipoor, and J. Plusquellic, “New design strategy for improving hardware trojan detection and reducing trojan activation time,” in Hardware-Oriented Security and Trust, 2009. HOST’09. IEEE International Workshop on. IEEE, 2009, pp. 66–73.
[12] Y. Jin and Y. Makris, “Hardware trojan detection using path delay fingerprint,” in Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on. IEEE, 2008, pp. 51–57.
[13] J. Li and J. Lach, “At-speed delay characterization for ic authentication and trojan horse detection,” in Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on. IEEE, 2008, pp. 8–14.
[14] S. Narasimhan, D. Du, R. S. Chakraborty, S. Paul, F. G. Wolff, C. A. Papachristou, K. Roy, and S. Bhunia, “Hardware trojan detection by multiple-parameter side-channel analysis,” IEEE Transactions on computers, vol. 62, no. 11, pp. 2183–2195, 2013.
[15] F. Koushanfar and A. Mirhoseini, “A unified framework for multimodal submodular integrated circuits trojan detection,” IEEE Transactions on Information Forensics and Security, vol. 6, no. 1, pp. 162–174, 2011.
[16] S. Narasimhan, X. Wang, D. Du, R. S. Chakraborty, and S. Bhunia, “Tesr: A robust temporal self-referencing approach for hardware trojan detection,” in Hardware-Oriented Security and Trust (HOST), 2011 IEEE International Symposium on. IEEE, 2011, pp. 71–74.
[17] N. Yoshimizu, “Hardware trojan detection by symmetry breaking in path delays,” in Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on. IEEE, 2014, pp. 107–111.
[18] R. JS, D. M. Ancajas, K. Chakraborty, and S. Roy, “Runtime detection of a bandwidth denial attack from a rogue network-on-chip,” in Proceed-ings of the 9th International Symposium on Networks-on-Chip. ACM, 2015, p. 8.
[19] D. M. Ancajas, K. Chakraborty, and S. Roy, “Fort-nocs: Mitigating the threat of a compromised noc,” in Proceedings of the 51st Annual Design Automation Conference. ACM, 2014, pp. 1–6.
[20] S. T. King, J. Tucek, A. Cozzie, C. Grier, W. Jiang, and Y. Zhou, “Designing and implementing malicious hardware.” LEET, vol. 8, pp. 1–8, 2008.